Welcome to the RISC-V Port Project!
a free and open-source RISC instruction set architecturedeveloped by the RISC-V Foundation.
(ISA) designed originally at the University of California, Berkeley, and now
developed collaboratively under the sponsorship of RISC-V International. It is already supported by a wide range of language toolchains.
With the increasing availability of RISC-V hardware, a port of the JDK would be valuable.
RISC-V ISA is actually a family of related ISAs of which there are currently four base ISAs . Those base ISAs can be combined with a set of
standard extensions. RV64G and RV32G are defined as general-purpose ISAs. RISC-V ISA needs a new OpenJDK port.
We have ported JDK to a new platform: Linux/RISC-V. This port supports the following subsystems:
- The template interpreter
- The C1 (client) JIT compiler
- The C2 (server) JIT compiler
- All current mainline GCs, including Z and Shenandoah
Currently, this port only supports RV64GV, i.e., RV64G ISA plus the "V" standard extension for vector operations. In the future, this port may support other ISA variants like RV32G depending on community interestsupport the RV64GV configuration of RISC-V, which is a general-purpose 64-bit ISA that includes vector instructions.
In the future we may consider supporting other RISC-V configurations such as, for example, a general-purpose 32-bit configuration (RV32G).
We are building nightlies here . And we've provided build instructions for reference .
You can try the RISC-V JDK with QEMU User/System mode or hardwares like HiFive Unleashed/Unmatched board.
masterbranch - synced automatically with the master branch of openjdk/jdk
riscv-port branch- for normal riscv-port project development purpose
Recent space activity